A hybrid SA-EA method for finding the maximum number of switching gates in a combinational circuit
نویسندگان
چکیده
This work shows the results obtained with the combined application of simulating annealing (SA) and genetic algorithms (GA) in the generation of inputs pairs that cause the maximum number of switching gates in combinational circuits. We found that a combination of SA and GA produces better results than those obtained using only one of them.
منابع مشابه
A Study on Hybrid SA-GA and SA-EA Methods for Finding the Maximum Number of Switching Gates in a Combinational Circuit
Low power and reliable thermal design are very important in developing state-of-the-art circuits. This work shows the results obtained with a hybrid of simulating annealing (SA) and a genetic algorithm (GA) and with a hybrid of SA and an evolutionary algorithm (EA) in the generation of inputs pairs that cause the maximum number of switching gates in combinational circuits. We found that both hy...
متن کاملA Method for Evaluating Upper Bound of Simultaneous Switching Gates Using Circuit Partition
This paper presents a method for evaluating an upper bound of simultaneous switching gates in combinational circuits. In this method, the original circuit is partitioned into subcircuits, and the upper bound is approximately computed as the sum of maximum switching gates for all subcircuits. In order to increase the accuracy, we adopted an evaluation function that takes account of both the inte...
متن کاملA Fast and Self-Repairing Genetic Programming Designer for Logic Circuits
Usually, important parameters in the design and implementation of combinational logic circuits are the number of gates, transistors, and the levels used in the design of the circuit. In this regard, various evolutionary paradigms with different competency have recently been introduced. However, while being advantageous, evolutionary paradigms also have some limitations including: a) lack of con...
متن کاملDigital Combinational Circuits Design By QCA Gates
Different logic gates like MV, NOT, AOI, NNI etc under QCA nanotechnology are introduced. NNI gate is highly effective regarding space and speed consideration. Any Boolean functions are synthesized by MV and NNI gates or simply NNI gates alone, eliminating inverter (NOT) gate. A new method for realizing adder circuit in binary reversible logic is invented. This procedure synthesizes for a more ...
متن کاملEfficient Delay Characterization Method to Obtain the Output Waveform of Logic Gates Considering Glitches
Accurate delay calculation of circuit gates is very important in timing analysis of digital circuits. Waveform shapes on the input ports of logic gates should be considered, in the characterization phase of delay calculation, to obtain accurate gate delay values. Glitches and their temporal effect on circuit gate delays should be taken into account for this purpose. However, the explosive numbe...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
- IEICE Electronic Express
دوره 5 شماره
صفحات -
تاریخ انتشار 2008